Power MOSFET

-30 V, -1.95 A, Single, P-Channel, SOT-23

Features

- Leading Planar Technology for Low Gate Charge / Fast Switching
- Low R_{DS(ON)} for Low Conduction Losses
- SOT-23 Surface Mount for Small Footprint (3 X 3 mm)
- Pb–Free Package May be Available. The G–Suffix Denotes a Pb–Free Lead Finish

Applications

- DC to DC Conversion
- Load/Power Switch for Portables and Computing
- Motherboard, Notebooks, Camcorders, Digital Camera's, etc.
- Battery Charging Circuits

MAXIMUM RATINGS (T_J = 25° C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	-30	V
Gate-to-Source Voltage			V _{GS}	-20	V
Drain Current (Note 1)	$t < 10 \text{ s}$ $T_A = 25^{\circ}C$		Ι _D	-1.95	А
		$T_A = 70^{\circ}C$		-1.56	
Power Dissipation (Note 1)	t < 10 s		PD	1.25	W
Continuous Drain Current (Note 1)	Steady State	$T_A = 25^{\circ}C$	I _D	-1.13	А
		$T_A = 70^{\circ}C$		-0.90	
Power Dissipation (Note 1)	Steady State		P _D	0.4	W
Pulsed Drain Current	t _p = 10 μs		I _{DM}	-6.8	А
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body Diode)			۱ _S	-1.25	А
Lead Temperature for Soldering Purposes (1/8 in from case for 10 s)			ΤL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	R_{\thetaJA}	300	°C/W
Junction-to-Ambient $- t = 10 \text{ s}$ (Note 1)	$R_{\theta JA}$	100	


1. Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq. [1 oz] including traces).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	ID Max (Note 1)
–30 V	155 mΩ @ –10 V	4.05.4
	240 mΩ @ -4.5 V	–1.95 A



MARKING DIAGRAM/ PIN ASSIGNMENT



TR2 = Specific Device Code M = Date Code

ORDERING INFORMATION

Device	Package	Shipping†
NTR4502PT1	SOT-23	3000 / Tape & Reel
NTR4502PT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel
NTR4502PT3	SOT-23	10000 / Tape & Reel
NTR4502PT3G	SOT–23 (Pb–Free)	10000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Electrical Characteristics (T_J = $25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Тур	Max	Unit
OFF CHARACTERISTICS	· · ·		•	-	-	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_{D} = –250 μA	-30			V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V, V_{DS} = -30 V$ $T_{J} = 25$	°C		-1	μΑ
		T _J = 55	°C		-10	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			±100	nA
ON CHARACTERISTICS (Note 3)				-	-	
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -250 \ \mu A$	-1.0		-3.0	V
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -1.95 \text{ A}$ $V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -1.5 \text{ A}$		155	200	mΩ
				240	350	
Forward Transconductance	9FS	V _{DS} = -10 V, I _D =-1.25 A		3		S
CHARGES AND CAPACITANCES						
Input Capacitance	C _{ISS}	V_{GS} = 0 V, f = 1 MHz, V_{DS} = -15 V		200		pF
Output Capacitance	C _{OSS}			80		1
Reverse Transfer Capacitance	C _{RSS}			50		1
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = -10$ V, $V_{DS} = -15$ V; $I_D = -1.95$ A		6	10	nC
Threshold Gate Charge	Q _{G(TH)}			0.3		1
Gate-to-Source Charge	Q _{GS}			1		1
Gate-to-Drain Charge	Q _{GD}			1.7		1
SWITCHING CHARACTERISTICS (Note	4)					
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = -10 V$, $V_{DD} = -15 V$,		5.2	10	ns
Rise Time	tr	$I_D = -1.95 \text{ A}, R_G = 6 \Omega$		12	20	1
Turn-Off Delay Time	t _{d(OFF)}			19	35	1
Fall Time	t _f			17.5	30	1
DRAIN-SOURCE DIODE CHARACTERIS	STICS (Note 3)					<u> </u>
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = -1.25 A		-0.8	-1.2	V

23

ns


Reverse Recovery Time V_{GS} = 0 V, dI_{SD}/d_t = 100 A/µs, I_S = –1.25 A t_{RR} 2. Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq. [1 oz] including traces). 3. Pulse Test: pulse width \leq 300 µs, duty cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperatures.





PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AK**



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF PACE MATERIA.
- BASE MATERIAL.
 318-01 THRU -07 AND -09 OBSOLETE, NEW STANDARD 318-08.


	INCHES		MILLIMETERS		
DIM	MIN	MIN MAX MIN		MAX	
Α	0.1102	0.1197	2.80	3.04	
в	0.0472	0.0551	1.20	1.40	
С	0.0350	0.0440	0.89	1.11	
D	0.0150	0.0200	0.37	0.50	
G	0.0701	0.0807	1.78	2.04	
н	0.0005	0.0040	0.013	0.100	
J	0.0034	0.0070	0.085	0.177	
κ	0.0140	0.0285	0.35	0.69	
L	0.0350	0.0401	0.89	1.02	
S	0.0830	0.1039	2.10	2.64	
v	0.0177	0.0236	0.45	0.60	

STYLE 21:

PIN 1. GATE 2. SOURCE

3. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be validated for each customer applications by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the FSCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.